Abstract: A SAW-less receiver front-end with an active adjustable feedback loop for blocker-filtering is presented. By simply tuning the gain of loop amplifier, the −3 dB intermediate frequency (IF) bandwidth can be configured from 1 to 15 MHz continuously only using 46 pF capacitors. Moreover, the blocker current at low-noise amplifier (LNA) output can be effectively absorbed by the auxiliary capacitor and the loop amplifier buffer. The front-end operates from 0.1 to 2.5 GHz with maximal out-of-band rejection of 38 dB at 100 MHz offset frequency and it achieves 7-dBm out-of-band input third intercept point (IIP3). The design is implemented in 0.13 µm BiCMOS process.
Introduction
With the rapid development of wireless communication technology, various wireless standards emerge endlessly. The whole industry is in the trend making a single mobile terminal with multi-standard. Conventional multi-standard system is equipped with a large number of surface acoustic wave (SAW) filters to attenuate blockers. Unfortunately, that makes device bulky and expensive. Moreover, the cascaded insertion loss degrades noise performance significantly [1] . Thus, studying SAW-less wideband receiver becomes an important trend [2, 3] .mixer at the input, this structure still fails to provide a very good rejection since most of the antenna matching is provided by the mixer switch on-resistance, let alone a strong local oscillator (LO) leakage to the antenna. The works in [11, 12] incorporate a low-noise amplifier (LNA) with active feedback loop to achieve channel selection at input, but the LNA is included in the feedback loop, thus frequency compensation becomes complicated and sensitive to parasitic parameters. Meanwhile, 50-ohm input impedance requires large capacitors to achieve narrow bandwidth. Literature [13] introduces a wideband receiver front-end using an active feedback loop at the LNA output. However, the bias of its mixer is about 1/2 supply voltage, which is not good for lowering mixer on-resistance. Moreover, the whole circuit may be saturated due to no path to absorb large current caused by blockers.
A receiver front-end is compatible with multiple standards, that means the bandwidths of received signals which are variable. Taking LTE for example, its channel bandwidth contains 1.5/3/5/10/15/20 MHz. The bandwidths of SAWless receiver front-end in previous works are either fixed [3, 7, 10, 12, 13, 14] or can only be configured discretely which makes it difficult to achieve an accurate value [4, 5, 9, 11, 15] . Without precise RF channel selection, the adjacent channel interference could seriously degenerate the performance of SAW-less receiver.
Cognitive radio can detect available channels in wireless spectrum, then changes its reception parameters accordingly to use the best wireless channels in its vicinity, so as to avoid user interference and congestion [16] . A SAW-less wideband receiver is the key block in a cognitive radio system. In addition to tolerate for the out-of-band blockers, a flexible programmable bandwidth for the realization of cognitive radio is essential.
In this paper, we propose a novel receiver front-end by using an adjustable active feedback loop as a band-pass filter (BPF) at the LNA output to resist blockers, and the bandwidth of BPF can be adjusted continuously to the desired value for multi-standard and cognitive radio applications. Moreover, the loop amplifier buffer and auxiliary capacitor are added in the loop to absorb large blocker current and further enhance the blocker-tolerant ability.
Front-end architecture
The block diagram of the proposed SAW-less front-end with an active adjustable feedback loop in this paper is depicted in Fig. 1 . All signals presenting at the antenna are amplified by LNA, then down-converted for further amplification. For the desired signals which are centered at DC, the loop is open due to high-pass characteristics of loop capacitor C LOOP , while the out-of-band blockers are upconverted once again and subtracted at the LNA output. As a result, a BPF is formed at the output of LNA which centers at the LO. Moreover, this feedback loop does not degrade linearity and noise performances because the loop is open for the in-band signals.
However, an important issue should be considered, i.e., the impact of out-ofband blockers. It is assumed that the transconductance of LNA is 20 mS and there is a −5 dBm blocker at antenna that causes 178 mV peak voltage. The blocker can be transferred to 3.6 mA peak blocker current at the LNA output. The blocker current must primarily travel forward through the up mixer and then feed into the loop amplifier. If the loop amplifier can neither source nor sink such large current, that will saturate the front-end seriously. This saturation mechanism can also occur in the feedback loop employed in [13] . Thus a buffer is added in the loop amplifier for absorbing blocker current. Meanwhile, an auxiliary capacitor C AUX is used, as shown in Fig. 1 , which can also assimilate partial blocker current. In order to understand principle of the active feedback loop further, the analysis is as follow.
For the sake of brevity, the loop amplifier is regarded as an ideal voltage amplifier. The up & down mixers are identical and driven by the same N-phase non-overlapping LO. When the loop is open, a simplified block diagram is shown in Fig. 2(a) . In this case, low-pass characteristic of C AUX is transformed through passive down mixer at LNA output. The impedance seen from the LNA output can be written as [9] 
where R LNA is the output impedance of LNA, R SW is the mixer switch on-resistance, γ is the scaling factor and R sh represents power dissipation due to baseband signal re-up conversion to the RF side. Á! ¼ ! À ! LO , which is defined as IF. When the loop is closed, as shown in Fig. 2(b) , the open loop gain is given by
where A mix is the conversion gain of the mixers. A 0 is the gain of loop amplifier.
Ignoring the on-resistance of mixers, H C LOOP ðÁ!Þ can be approximated as
The feedback loop is implemented in a shunt-shunt fashion, thus the closed loop impedance at the LNA output can be expressed as 
Because Á! can be positive or negative, thus Eq. (5) has two zeroes:
And it also has two poles which are
That means a BPF which centers at the LO frequency is achieved at LNA output by the action of the loop. In order to simplify the analysis, the effect of Z open ð!Þ is ignored. The bandwidth of BPF can be approximated as
The BW BPF is only proportional to A 0 . If A 0 can be tuned continuously, the BW BPF can be configured flexibly.
3 Circuit design 3.1 Wideband common-base LNA with active adjustable feedback loop The active feedback loop works at LNA output. When the out-of-band blockers enter the LNA, it should not be amplified, otherwise the LNA will be saturated. As shown in Fig. 3(a) , the LNA adopts a common-base structure which converts input voltage signal to current signal at output, and the blockers can be filtered at LNA output. The common-base LNA offers wideband input matching regardless of in-band or out-of-band signals, thus can further enhance the ability of anti-blocker. If only in-band matches [5, 9, 10, 11, 12, 14] , the amplitude of out-of-band blocker may be doubled at antenna because of heavy impedance mismatch at blocker frequency. That is an additional burden for linearity. The only external components for the LNA are external choke inductors (L ext ) which can offer DC path and eliminate the parasitic capacitor at input pad.
The active feedback loop is shown in Fig. 3(b) . The up and down passive mixers are identical and driven by the same 25% duty cycled non-overlapping LO [14] . The zero DC current of switch transistors improves the flicker noise performance. Moreover, double-balanced design can eliminate even-order harmonic replicas. The detail of loop amplifier is presented in Fig. 3(c) . The bias voltage of input (V B2 ) which is also biased for mixers should be as low as possible to decrease R SW [14] . A level shift circuit is added as input stage. It both lowers V B2 and provides an appropriate DC point for the following amplifier stage. As discussed in section 2, if there is no path to absorb blocker current, the front-end could be saturated. The emitter followers are used as loop amplifier buffers. The quiescent current of buffer is 2 mA which can significantly improve the drive capability of the loop amplifier and assimilate main blocker current. Meanwhile, the auxiliary capacitors C AUX are added as depicted in Fig. 3(b) . The low-pass characteristic of C AUX makes it approximate to a short circuit for larger offset from the LO frequency. Thereby, the C AUX also can neutralize part of blocker current and improve the linearity of the whole circuit. However, a larger C AUX will decrease the adjustable range of BW BPF and system stability. In this design, C AUX is chosen as 3 pF by simulation.
In order to further prove the effect of C AUX and the buffers, a −5-dBm blocker is added at input for transient simulation. The LNA transfers the blocker voltage about 5 mA blocker current at LNA output. Then Discrete Fourier Transform (DFT) analyses are made on the blocker current which is absorbed by LNA itself, C AUX and loop amplifier buffers. As shown in Fig. 4(a) , the blocker current is mainly absorbed by the loop amplifier buffers for lower offset frequency. When the blocker at 100 MHZ offset from LO, the loop amplifier buffers absorb more than 60% of blocker current. But when offset frequency is larger, the impedance of C AUX becomes smaller, and it will absorb more blocker current. The blocker current absorbed by C AUX exceeds the blocker current absorbed by the loop amplifier buffers, and the down-conversion branch becomes the main release channel for the blocker at 500 MHz offset. Fig. 4(b) shows the simulated LNA small signal gain with a blocker located at 100 MHz offset. The LNA gain compression is still less than 2 dB when the blocker power reaches 0 dBm, indicating that the proposed front-end is robust to the out-ofband blocker. However, for the loop without C AUX and buffers, the LNA gain is compressed about 15.6 dB when encounter a 0 dBm blocker. Previously, there was also a design by using active feedback loop to achieve RF channel selection, but its loop amplifier could not absorb large current and there was no auxiliary capacitor in the loop [13] . Although a good out-of-band IIP3 is obtained in the test, the circuit could still be saturated when encounter a lager blocker, because there is not any effective path to release blocker current.
The loop amplifier can provide another benefit. From Eq. (6), if the loop amplifier gain A 0 can change linearly, the BW BPF can be adjusted continuously. A differential common-emitter pair with resistive load is used as the amplifier stage, as shown in Fig. 3(c) . C C are used as compensation capacitors to guarantee that the phase margin of the loop is larger than 50 deg. in any case. Since the transconductance of Q 3 is proportional to the tail current of Q 9 , A 0 can be simplified as
where R C is load resistance, V T is thermal voltage. Through tuning the external voltage V ext to change the reference current I ref for various A 0 , the BW BPF can be adjusted conveniently. Because A 0 is only regulated within some limits, in order to expand the adjustment range of BW BPF , C LOOP can be switched to 2 or 10 pF. with increasing I ref , 'lumps' appear at out band. This phenomenon is caused by using compensation capacitors C C to reduce the bandwidth of loop amplifier. Although out-of-band rejection at LNA output may not increase linearly, C AUX and transimpedance amplifier (TIA) can offer further filtering characteristics at baseband. Thus, the linearity performance of whole front-end would not deteriorate at out band which can be verified by the measurement results. Fig. 5(b) shows the calculated and simulated BW BPF for 1 GHz LO. The trend of the two curves is in good agreement with each other. Sweeping I ref from 0 to 500 µA, the simulated magnitude of A 0 is changed from 0 to 15.6 and the simulated BW BPF falls from 33 to 3.5 MHz continuously. The BW BPF calculated by Eq. (6) is from 35 to 5.8 MHz. The difference is mainly caused by some non-ideal factors, such as the effect of Z open ð!Þ and parasitic parameter.
Analog baseband circuit
The analog baseband circuit is placed after the down mixer. The proposed analog baseband circuit includes symmetrical I/Q paths which is illustrated in Fig. 6 (a) [17] . Transconductor stage converts baseband input voltage into output current. The TIA stage converts current signal to voltage signal through the feedback resistor (R TIA ) at output and provides first-order low-pass characteristic for the further blocker attenuation. The corner frequency f 0;TIA is set to 20 MHz and expressed as: 1=2%R TIA C TIA , where C TIA is the feedback capacitor. Fig. 6(b) presents the circuit of transconductor stage. The level shift circuit is used as input stage to offer high input impedance and low input DC voltage which is same as loop amplifier. For TIA stage, the operational transconductance amplifier (OTA) needs a high gain-bandwidth (GBW) to reduce the input impedance of the TIA [15] . Because low input impedance can reduce nonlinearity by making voltage swing at input of TIA small. A 2-stage Miller-compensated OTA is adopted which is presented in Fig. 6(c) [18] . With the transition frequency (f T ) of SiGe HBT up to 200 GHz, the simulated GBW of OTA is larger than 8 GHz and thus guarantees good linearity. 
Measurement results
The blocker-filtering SAW-less wideband receiver front-end was fabricated in a 0.13 µm 1P7M BiCMOS technology for multi-standard and cognitive radio applications. The die microphotograph is shown in Fig. 7 . The active area is only 0.141 mm 2 . The receiver front-end operates from 0.1 to 2.5 GHz. In order to generate 25% duty cycled non-overlapping LO signals for the mixers, a divideby-2 circuit is integrated on chip [19] . The divider is based on the flip-flop topology and comprises two mutually coupled latches. The divider has the maximum power dissipation of 36.5 mW with a supply voltage of 1.6 V for 2.5 GHz LO. The double diode is used as the input ESD instance which is very efficient in terms of chip layout area and provides the lowest capacitive loading. The measured voltage conversion gain (VCG) with various I ref at f LO ¼ 1:3 GHz is shown in Fig. 8(a) . IF bandwidth is reduced by raising I ref . The configuration of different C LOOP can effectively expand the bandwidth adjustment range. Along with decreasing bandwidth, the maximum out-of-band rejection elevate to 37.5 dB at 100 MHz offset frequency. Moreover, due to out-of-band filter performance of C AUX and TIA at baseband, the VCG of the front-end does not exhibit 'lumps' which appears at LNA output in Fig. 5(a) . Thus linearity will not deteriorate at out band. Fig. 8(b) Improvement of linearity performance at out band is an important evidence of anti-blocker function. Since we are only interested in intermodulation products that fall in the channel band, the measurements are carried out with two tones located at f LO þ Áf þ 400 KHz and f LO þ 2Áf, such that the third-order intermodulation (IM3) always falls at 800 KHz. Áf is the offset frequency from LO. Fig. 9(a) demonstrates the measured input third intercept point (IIP3) with four different I ref for each C LOOP . It clearly shows that the out-of-band IIP3 is much larger than in-band IIP3 and achieves at most 25 dB improvement due to the feedback loop at 50 MHz offset frequency. Thus the design can resist higher interference signals at larger offsets.
Furthermore, blockers may cause gain compression. Fig. 9(b) shows the delta 1-dB compression points (P1dB) with a blocker of different power level at offset frequencies of 50 and 100 MHz respectively, for a 1.3 GHz LO under 1 MHz IF bandwidth. The measurement results show that if the blocker is less than −9 dBm, almost no change in P1dB. Meanwhile, P1dB is only diminished by 1 dBm with a −5.2 dBm blocker at 100 MHz offset.
Considering the wideband applications, the in-band VCG, NF and S 11 are measured with varied LO frequency from 0.1-2.5 GHz. As shown in Fig. 10 , the in-band VCG is changed from 40.4 to 36.3 dB. The minimum double sideband (DSB) NF is 5.8 dB with f LO ¼ 1 GHz, and the maximum NF of 7.1 dB is obtained at 2.5 GHz LO. The deterioration of the noise is due to smaller gain. The measured S 11 is less than −13.9 dB over the whole band which validates the broadband input matching. Finally, Table I summarizes the measured results of the proposed blockerfiltering front-end and gives a comparison with other anti-blocker front-ends. Obviously, the proposed front-end occupies a small area and has a flexible programmable IF bandwidth from 1 to 15 MHz which is suitable for most wireless applications from 0.1 to 2.5 GHz range. And it uses the smallest capacitors to achieve 1 MHz IF bandwidth while maintaining a competitive performance. 
Conclusions
The precise RF channel selection is required by multi-standard and cognitive radio applications. The proposed active adjustable feedback loop is used at LNA output as a tunable center frequency BPF to achieve desired bandwidth. The measured −3 dB IF bandwidth of the front-end can be easily reconfigured from 1 to 15 MHz continuously only using 46 pF capacitors. Meanwhile, with blocker-filtering enhanced by using auxiliary capacitor and the loop amplifier buffer, the front-end achieves 5-dBm out-of-band IIP3 at 50 MHz offset and can resist −5.2-dBm blocker at 100 MHz offset with P1dB only reduced by 1 dBm. The front-end is implemented in 0.13 µm BiCMOS process with only 0.14 mm 2 active area, and this circuit topology is also suitable for CMOS process. The measurement results indicate that this design is a good candidate for multi-standard/cognitive radio SAW-less receivers.
